(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 19 February 2004 (19.02.2004)

PCT

(10) International Publication Number WO 2004/015867 A1

(51) International Patent Classification⁷:

H03K 19/00

(21) International Application Number:

PCT/IB2003/003473

(22) International Filing Date: 4 August 2003 (04.08.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

02078286.8 02078778.4

8 August 2002 (08.08.2002) EP 13 September 2002 (13.09.2002)

- (71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): PINEDA DE GYVEZ, Jose, D., J. [MX/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). LEONE, Massimo [IT/IT]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).


- (74) Agent: DULJVESTLJN, Adrianus, J.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: CIRCUIT AND METHOD FOR CONTROLLING THE THRESHOLD VOLTAGE OF TRANSISTORS



(57) Abstract: A control unit controlling a threshold voltage of a circuit unit (2) having a plurality of transistor devices, comprising a reference circuit; a measuring unit (12) measuring a threshold voltage of at least one sensing transistor of the circuit unit (2) and measuring a threshold voltage of at least one reference transistor of the reference circuit; a differential voltage generator (18) generating a differential voltage from outputs of the measuring unit (12) and a bulk connection of the transistor devices in the circuit unit (2) to which the differential voltage is fed as a biasing voltage (VB).